Bruce Jacob

University of Maryland

CASES '99

### Architectures for Real-Time Caching

**Bruce Jacob** 

Electrical & Computer Engineering University of Maryland, College Park

OUTLINE:

- Caches vs. Tagless SRAMs
- Data Placement and Its Complexity
- Solutions to the Problem





Bruce Jacob

University of Maryland

CASES '99

### **Tagless SRAMs**

Addressing is impediment:

**CONTIGUITY** must be preserved

**DISTANCE BETWEEN OBJECTS** 

must be preserved

Multiply-accumulate requires TWO DISJOINT DATA SPACES

**Bottom Line:** 

Access to memory NON-ORTHOGONAL Separate spaces are DISJOINT

**Result: COMPILATION IS HARD** 

**Trend: UNIFORM ADDRESS SPACES** 

# WHAT WE WANT



CACHING

ARCHITECTURES FOR REAL-TIME

> University of Maryland



Bruce Jacob

University of Maryland

CASES '99

### WHY IT'S DIFFICULT

DATA NAME => DATA PLACEMENT Must Group Data & Instructions So as to Minimize Cache Conflicts



### Solution #1

### A BIG, HIGHLY ASSOCIATIVE CACHE + ability to PIN DOWN CACHE LINES



ARCHITECTURES

Bruce Jacob

University of Maryland

### **Enter Virtual Addressing**

**Disassociates NAME from PLACE** 

Allows you to go from THIS:



ARCHITECTURES FOR REAL-TIME CACHING

Bruce Jacob

University of Maryland

### **Enter Virtual Addressing**

**Disassociates NAME from PLACE** 

#### ... to THIS:



ARCHITECTURES FOR REAL-TIME CACHING

Bruce Jacob

University of Maryland

Bruce Jacob

University of Maryland

CASES '99

### Solution #2

Fully-Associative Real-Time TLB

- + SW-Managed Tagless SRAM
- TLB must fully map SRAM (8KB SRAM, 256-byte page => 32 entries)
- Can place ANY 256-byte page
  ANYWHERE in the SRAM
- Benefit: simple SRAM design
- Drawback: fully assoc. TLB

# Similar to software-managed FA cache with very large lines

## **Set-Associative RT-TLBs**

Associativity vs. the Memory Space



FOR REAL-TIME CACHING

**ARCHITECTURES** 

Bruce Jacob

University of Maryland

Bruce Jacob

University of Maryland

CASES '99

### Solution #3

What if SRAM Still Too Small?

(i.e. — previous solutions reduce CONFLICT problems, not CAPACITY problems)

**Real-Time SRAM-Management** 



Bruce Jacob

University of Maryland

CASES '99

### Summary

### **REAL-TIME CACHE ARCHITECTURES:**

- Really Big, Highly Associative Caches
- Virtual Addressing w/ RT-TLB
- Real-Time SRAM Management

http://www.ece.umd.edu/~blj/